

	Document ID	Issue Date	Page s	Title	Current OR
1	US 20050220242 A1	20051006	19	Locking-status judging circuit for digital PLL circuit	375/376
2	US 20030185330 A1	20031002	12	Phase lock loop and method for coded waveforms	375/376
3	US 20030112915 A1	20030619	17	Lock detector circuit for dejitter phase lock loop (PLL)	375/376
4	US 20020136340 A1	20020926	76	Two-stage multiplier circuit	375/373
5	US 20010046266 A1	20011129	149	Apparatus and method for scdma digital data transmission using orthogonal codes and head end modem with no tracking loops	375/259
6	US 6891881 B2	20050510	160	Method of determining an end of a transmitted frame in a frame-based communications network	375/143
7	US 6701140 B1	20040302	19	Digital receive phase lock loop with cumulative phase error correction and dynamically programmable correction rate	455/260
8	US 6665362 B1	20031216	19	Digital receive phase lock loop with phase-directed sample selection	375/376
9	US RE37751 E	20020618	20	Apparatus and method for transient suppression in synchronous data detection systems	327/100
10	US 6219395 B1	20010417	6	Phase alignment of frames in computer telephony busses	375/371
11	US 6044092 A	20000328	8	Method and apparatus for performing automatic synchronization failure detection in an ATM network	370/516

	<b>Current XRef</b>	<b>Inventor</b>
<b>1</b>		Ogasawara, Jin
<b>2</b>	375/341	Hessel, Clifford et al.
<b>3</b>		Meltzer, David
<b>4</b>		Enam, Syed K. et al.
<b>5</b>	375/354; 375/371	Rakib, Selim Shlomo et al.
<b>6</b>	370/510; 370/512; 375/152; 375/343; 375/369	Trachewsky; Jason Alexander et al.
<b>7</b>	375/327; 375/364; 375/371; 375/376; 455/265	Stine; Eric
<b>8</b>	327/156	Stine; Eric
<b>9</b>	327/155; 327/559; 375/345; 375/376	Sutardja; Pantas
<b>10</b>	327/156	Pollack; Jonathan D. et al.
<b>11</b>	370/395.6 2; 375/371	Jayawardena; Thusitha et al.

	Document ID	Issue Date	Page s	Title	Current OR
12	US 6002709 A	19991214	37	Verification of PN synchronization in a direct-sequence spread-spectrum digital communications system	375/150
13	US 5838749 A	19981117	24	Method and apparatus for extracting an embedded clock from a digital data signal	375/376
14	US 5831456 A	19981103	17	Apparatus and method for transient suppression in synchronous data detection systems	327/100
15	US 5809096 A	19980915	11	Digital transmission system comprising decision means for changing the synchronization mode	375/375
16	US 5790538 A	19980804	14	System and method for voice Playout in an asynchronous packet network	370/352
17	US 5673004 A	19970930	13	Method and circuit for controlling digital processing phase-locked loop for network synchronization	331/1A
18	US 4675886 A	19870623	17	Frame synchronization device	375/368

	<b>Current XRef</b>	<b>Inventor</b>
<b>12</b>	370/350; 370/503; 370/514; 370/515; 370/516; 375/359; 375/362; 375/365; 375/367; 375/371; 375/373	Hendrickson; Alan F.
<b>13</b>	331/18; 370/503	Casper; Paul W. et al.
<b>14</b>	327/155; 327/559; 375/345; 375/376	Sutardja; Pantas
<b>15</b>	375/326	Martinez; Georges et al.
<b>16</b>	370/389; 370/392; 370/516; 375/371; 379/93.01	Sugar; Gary
<b>17</b>	327/156; 327/159; 331/14; 331/25; 331/DIG. 2; 375/356; 375/357; 375/376	Park; Jung-Hee
<b>18</b>	327/155; 327/160; 375/371	Surie; Serge

	Document ID	Issue Date	Page s	Title	Current OR
19	US 4525840 A	19850625	18	Method and apparatus for maintaining word synchronization after a synchronizing word dropout in reproduction of recorded digitally encoded signals	386/49
20	US 4459701 A	19840710	16	Process and device for synchronizing at reception digital signals transmitted in packages	375/360
21	US 4366478 A	19821228	20	Signal transmitting and receiving apparatus	340/825
22	US 4188503 A	19800212	7	Digital data communications system	375/328

	<b>Current XRef</b>	<b>Inventor</b>
<b>19</b>	360/51; 375/368; 375/371; 386/124	Heinz; Richard et al.
<b>20</b>	327/141; 327/3; 375/371	Lamiral; Jean P. et al.
<b>21</b>	340/2.4; 340/825.2 1; 370/503; 375/369; 714/823	Masuda; Ikuro et al.
<b>22</b>	329/311	Pagano; Carmine N. et al.